

# Advanced Computer Architecture

## Dynamic Instruction Level Parallelism


1

## Going Faster – Dynamic Methods

- Dynamic Scheduling
  - Branch Prediction
  - Multiple Issue
  - Speculation
- } First Class
- } Second Class

2

## Go Faster – Execute Multiple Instructions



3


## Limits to Performance

why instructions aren't parallel

- Structural Hazards
  - Insufficient resources
- Data Hazards
  - Data values
  - Name
- Control Hazards


4

# Data Hazards



5

# Pipeline blocking



6

## Issues with simple pipeline

- In-order issue, execute, completion
- Problem for machines with
  - Long memory latency
  - Slow instructions
  - Limited number of registers
- Can we get around these issues?

7

## Dynamic Scheduling

- Tomasulo's algorithm
  - IBM 360/91 had limits
    - No cache
    - Slow FP operations
    - Only 4 double FP registers
- Change assumptions
  - Out of order completion
  - Reservation stations

8

# Processor characteristics

- Multiple function units
  - Multiply/divide won't block add/sub
- Long pipelines
  - Hide latency of long operations
- Reservation stations
  - Issue only when data is ready
  - Effectively adds extra registers


9

# Observations

- Some code sequences are independent
  - Order of execution may not effect result
- Registers have two uses
  - Fast access to program variables
  - Temporaries
- Registers not needed after they are dead

10

# Live vs. Dead



11

# Use temp registers

```
LD    S, 0(R7)
ADD   R1, S, R3
DIV   T, R1, S
SUB   R2, R5, T
OR    R6, R5, R4
```

12

# Implementation

- Separate Pipeline into phases
  - Instruction Issue
  - Execute
  - Write result
- Queue instructions at Execution Units until ready to run, with temp registers
  - If data not available, hold pointer to data
  - Issue in program order *within* function units
- Single Writeback bus (CDB)
  - Analogous to bypass paths
  - Local detect and update


13

# Reservation Stations

- Each reservation station has:
  - OP – operation
  - $Q_j, Q_k$  – address of source operands j and k
  - $V_j, V_k$  – value of source operands j and k
  - A – memory address for loads/stores
  - Busy – indicates station is occupied
- Each architectural register has
  - $Q_i$  – address of reservation station that will write this register

14

# Tomasulo FP Unit



© 2003 Elsevier Science (USA). All rights reserved.

15

## Example

L. D	F6, 34(R2)
L. D	F2, 45(R3)
MUL. D	F0, F2, F4
SUB. D	F8, F2, F6
DIV. D	F10, F0, F6
ADD. D	F6, F8, F2

16



# Execution

Instruction	I	E	W	Register	Qi
L. D F6, 34(R2)				F0	
L. D F2, 45(R3)				F2	
MUL. D F0, F2, F4				F4	
SUB. D F8, F2, F6				F6	
DI V. D F10, F0, F6				F8	
ADD. D F6, F8, F2				F10	

Name	Busy	Op	Vj	Vk	Qj	Qk	A
Load1	no						
Load2	no						
Add1	no						
Add2	no						
Add3	no						
Mult1	no						
Mult2	no						

17

# Execution

Instruction	I	E	W	Register	Qi
L. D F6, 34(R2)		✓		F0	
L. D F2, 45(R3)				F2	
MUL. D F0, F2, F4				F4	
SUB. D F8, F2, F6				F6	Load1
DI V. D F10, F0, F6				F8	
ADD. D F6, F8, F2				F10	

Name	Busy	Op	Vj	Vk	Qj	Qk	A
Load1	yes	Load					34(R2)
Load2	no						
Add1	no						
Add2	no						
Add3	no						
Mult1	no						
Mult2	no						

18

# Execution

Instruction	I	E	W	Register	Qi
L. D F6, 34(R2)	✓	✓		F0	
L. D F2, 45(R3)	✓			F2	Load2
MUL. D F0, F2, F4				F4	
SUB. D F8, F2, F6				F6	Load1
DI V. D F10, F0, F6				F8	
ADD. D F6, F8, F2				F10	

Name	Busy	Op	Vj	Vk	Qj	Qk	A
Load1	yes	Load					34(R2)
Load2	yes	Load					45(R3)
Add1	no						
Add2	no						
Add3	no						
Mult1	no						
Mult2	no						

19

# Execution

Instruction	I	E	W	Register	Qi
L. D F6, 34(R2)	✓	✓		F0	Mul t1
L. D F2, 45(R3)	✓	✓		F2	Load2
MUL. D F0, F2, F4		✓		F4	
SUB. D F8, F2, F6				F6	Load1
DI V. D F10, F0, F6				F8	
ADD. D F6, F8, F2				F10	

Name	Busy	Op	Vj	Vk	Qj	Qk	A
Load1	yes	Load					34(R2)
Load2	yes	Load					45(R3)
Add1	no						
Add2	no						
Add3	no						
Mult1	yes	MUL		Regs[F4]	Load2		
Mult2	no						

20

# Execution

Instruction	I	E	W	Register	Qi
L. D F6, 34(R2)	✓	✓		F0	Mul t1
L. D F2, 45(R3)	✓	✓		F2	Load2
MUL. D F0, F2, F4	✓			F4	
SUB. D F8, F2, F6	✓			F6	Load1
DI V. D F10, F0, F6				F8	Add1
ADD. D F6, F8, F2				F10	

Name	Busy	Op	Vj	Vk	Qj	Qk	A
Load1	yes	Load					34(R2)
Load2	yes	Load					45(R3)
Add1	Yes	SUB			Load2	Load1	
Add2	no						
Add3	no						
Mult1	yes	MUL		Regs[F4]	Load2		
Mult2	no						

21

# Execution

Instruction	I	E	W	Register	Qi
L. D F6, 34(R2)	✓	✓		F0	Mul t1
L. D F2, 45(R3)	✓	✓		F2	Load2
MUL. D F0, F2, F4	✓			F4	
SUB. D F8, F2, F6	✓			F6	Load1
DI V. D F10, F0, F6	✓			F8	Add1
ADD. D F6, F8, F2				F10	Mul t2

Name	Busy	Op	Vj	Vk	Qj	Qk	A
Load1	yes	Load					34(R2)
Load2	yes	Load					45(R3)
Add1	yes	SUB			Load2	Load1	
Add2	no						
Add3	no						
Mult1	yes	MUL		Regs[F4]	Load2		
Mult2	no	DIV			Mult1	Load1	

22

# Execution

Instruction	I	E	W	Register	Qi
L. D F6, 34(R2)	✓	✓	✓	F0	Mul t1
L. D F2, 45(R3)	✓	✓		F2	Load2
MUL. D F0, F2, F4	✓			F4	
SUB. D F8, F2, F6	✓			F6	Add2
DI V. D F10, F0, F6	✓			F8	Add1
ADD. D F6, F8, F2	✓			F10	Mul t2

Name	Busy	Op	Vj	Vk	Qj	Qk	A
Load1	no						
Load2	yes	Load					45(R3)
Add1	yes	SUB		Mem[1]	Load2		
Add2	yes	ADD			Add1	Load2	
Add3	no						
Mult1	yes	MUL		Regs[F4]	Load2		
Mult2	yes	DIV		Mem[1]	Mult1		

23

# Execution

Instruction	I	E	W	Register	Qi
L. D F6, 34(R2)	✓	✓	✓	F0	Mul t1
L. D F2, 45(R3)	✓	✓	✓	F2	
MUL. D F0, F2, F4	✓			F4	
SUB. D F8, F2, F6	✓			F6	Add2
DI V. D F10, F0, F6	✓			F8	Add1
ADD. D F6, F8, F2	✓			F10	Mul t2

Name	Busy	Op	Vj	Vk	Qj	Qk	A
Load1	no						
Load2	no						
Add1	yes	SUB	Mem[2]	Mem[1]			
Add2	yes	ADD		Mem[2]	Add1		
Add3	no						
Mult1	yes	MUL	Mem[2]	Regs[F4]			
Mult2	yes	DIV		Mem[1]	Mult1		

24

# Execution

Instruction	I	E	W	Register	Qi
L. D F6, 34(R2)	✓	✓	✓	F0	Mul t1
L. D F2, 45(R3)	✓	✓	✓	F2	
MUL. D F0, F2, F4	✓	✓		F4	
SUB. D F8, F2, F6	✓	✓		F6	Add2
DI V. D F10, F0, F6	✓			F8	Add1
ADD. D F6, F8, F2	✓			F10	Mul t2

Name	Busy	Op	Vj	Vk	Qj	Qk	A
Load1	No						
Load2	No						
Add1	no						
Add2	yes	ADD		Mem[2]	Add1		
Add3	no						
Mult1	no						
Mult2	yes	DIV		Mem[1]	Mult1		

25

# Execution

Instruction	I	E	W	Register	Qi
L. D F6, 34(R2)	✓	✓	✓	F0	
L. D F2, 45(R3)	✓	✓	✓	F2	
MUL. D F0, F2, F4	✓	✓	✓	F4	
SUB. D F8, F2, F6	✓	✓		F6	Add2
DI V. D F10, F0, F6	✓			F8	Add1
ADD. D F6, F8, F2	✓			F10	Mul t2

Name	Busy	Op	Vj	Vk	Qj	Qk	A
Load1	no						
Load2	no						
Add1	no						
Add2	yes	ADD		Mem[2]	Add1		
Add3	no						
Mult1	no						
Mult2	yes	DIV	F0	Mem[1]			

26

# Execution

Instruction	I	E	W	Register	Qi
L. D F6, 34(R2)	✓	✓	✓	F0	
L. D F2, 45(R3)	✓	✓	✓	F2	
MUL. D F0, F2, F4	✓	✓	✓	F4	
SUB. D F8, F2, F6	✓	✓	✓	F6	Add2
DI V. D F10, F0, F6	✓	✓		F8	
ADD. D F6, F8, F2	✓			F10	Mul t2

Name	Busy	Op	Vj	Vk	Qj	Qk	A
Load1	no						
Load2	no						
Add1	no						
Add2	yes	ADD	F8	Mem[2]			
Add3	no						
Mult1	no						
Mult2	no						

27

# Execution

Instruction	I	E	W	Register	Qi
L. D F6, 34(R2)	✓	✓	✓	F0	
L. D F2, 45(R3)	✓	✓	✓	F2	
MUL. D F0, F2, F4	✓	✓	✓	F4	
SUB. D F8, F2, F6	✓	✓	✓	F6	Add2
DI V. D F10, F0, F6	✓	✓	✓	F8	
ADD. D F6, F8, F2	✓	✓		F10	

Name	Busy	Op	Vj	Vk	Qj	Qk	A
Load1	no						
Load2	no						
Add1	no						
Add2	no						
Add3	no						
Mult1	no						
Mult2	no						

28

# Execution

Instruction		I	E	W	Register	Qi
L. D	F6, 34(R2)	✓	✓	✓	F0	
L. D	F2, 45(R3)	✓	✓	✓	F2	
MUL. D	F0, F2, F4	✓	✓	✓	F4	
SUB. D	F8, F2, F6	✓	✓	✓	F6	
DI V. D	F10, F0, F6	✓	✓	✓	F8	
ADD. D	F6, F8, F2	✓	✓	✓	F10	

Name	Busy	Op	Vj	Vk	Qj	Qk	A
Load1	no						
Load2	no						
Add1	no						
Add2	no						
Add3	no						
Mult1	no						
Mult2	no						

29

## Issues for Tomasulo

- Hardware complexity
  - Complex control logic
  - Associative lookup at each reservation station
- Only 1 Common Data Bus
- Imprecise interrupts
  - Instructions issue in order, but do not necessarily complete in order
- Control flow
  - Branches cause stall

30

# Cost of branches

- Pipeline flushes
  - Instructions on wrong path
- Redirected instruction fetch
  - Target address not prefetched
- Frequency
  - Branches are 20%-25% of instructions executed
- Can we reduce branch penalties?


31

# Loops

```
for (i = 0; i < 100; i++) {
```

```
    ...
```

```
}
```



This branch is  
usually taken

32




# Branch prediction

- Static prediction
  - E.g., predict not taken
- Software hint
- Add state
  - 1 bit that which direction branch went last time it was executed
  - Note: wrong twice per loop!

33

# Improving branch prediction

- 2-bit saturating counter



© 2003 Elsevier Science (USA). All rights reserved.


34

# Implementing branch prediction

- Use a “cache” of counters indexed by PC
  - Doesn't matter that the counter at address might be for a different branch
    - (it's only an optimization)
- Increase size of counters
  - After 2 bits, it doesn't much matter
- Make the number of entries larger
  - After a while (4K, 8K?) it doesn't much matter
- Note: Performance is a function of prediction accuracy *and* branch frequency

35

## Prediction accuracy



36

# Correlating branch predictors

```
if(aa==2)
    aa=0;
if(bb=2)
    bb=0;
if(aa==bb) {
    DSUBUI R3, R1, #2
    BNEZ   R3, L1
    DADD   R1, R0, R0
L1: DSUBUI R3, R2, #2
    BNEZ   R3, L2
    DADD   R2, R0, R0
L2: DSUBU  R3, R1, R1
    BEQZ   R3, L3
```

This branch is correlated  
with the previous branches

37

## Implementation

- Record the direction of the last  $m$  branches
  - Generates an  $m$ -bit bit vector
- Use the  $m$ -bit vector to index into a table of  $2^m$   $k$ -bit predictors
- Called a global predictor
  - Previous example is called a local predictor


38

# Generalization

- $(m, n)$  predictors
  - $m$  bit global vector selects among  $2^m$  local predictor tables
  - Each local predictor table entry is an  $n$  bit counter
- It still doesn't matter whether the table entry really matches the current branch


39

## 2-level Branch Prediction Buffer



40

# Impact of 2-level prediction




- 8K bits branch prediction table equivalent to infinite table
- 8K bits of branch prediction table organized (2,2) is up to twice as effective

© 2003 Elsevier Science (USA). All rights reserved.

41

# Tournament Predictor

- Use state counter to select which predictor to use
  - E.g., 2-bit state counter to switch between a local and a global branch predictor



© 2003 Elsevier Science (USA). All rights reserved.

42

# Speeding up instruction fetch after branches

- Branch Target Buffer
  - Cache that stores predicted address of the instruction that follows a branch
  - Functions just like a cache
    - i.e., unlike Branch Prediction Table, the target has to be for the correct branch
- Extension: store the *instruction* at the target address, not just its address

43

## BTB Example

